A low complexity scalable MIMO detector
Proceedings of the 2006 international conference on Wireless communications and mobile computing
A power-efficient configurable low-complexity MIMO detector
IEEE Transactions on Circuits and Systems Part I: Regular Papers
A high performance baseband transceiver for SISO-/MIMO-OFDMA uplink communications
IEEE Transactions on Wireless Communications
A Novel Algorithm of Inter-Subchannel Interference Self-Cancellation for OFDM Systems
IEEE Transactions on Wireless Communications
IEEE Transactions on Wireless Communications
Channel-independent synchronization of orthogonal frequency division multiple access systems
IEEE Journal on Selected Areas in Communications
Hi-index | 0.00 |
In this paper, the authors present a configurable and power efficient multiuser MIMO-OFDMA baseband processor for uplink mobile communications. To solve the carrier frequency offset (CFO) problem in multiuser transmission, an inter-carrier interference-based (ICI-cancellation-based) CFO estimator is implemented based on an iterative search criterion of minimum signal-to-interference-noise (SINR) ratio. Compared to the state-of-the-art methods, the proposed CFO estimator is more robust to transmission configurations (MIMO and multiuser) and CFO variations. Moreover, the authors propose an efficient architecture that saves 78% of the hardware complexity compared to the direct implemented architecture by employing Taylor series expansion for ICI/multiple-access interference (MAI) cancellation. Meanwhile, a 2-D linear channel estimator is also proposed to assist the CFO estimator and track the time-variant multipath channel. Two kinds of MIMO detector, vertical Bell Laboratory layered space-time (V-BLAST) and V-BLAST with maximum likelihood (V-ML), are adopted to minimize output latency and achieve the best ML bit-error-rate (BER) performance. An ASIC fabricated by 0.13 µm 1P8M CMOS technology is measured with 2.31 Mbps/mW power efficiency and less than 1.5 dB implementation loss. In addition, the whole transceiver is integrated and verified by a system-on-chip (SoC) platform to demonstrate its efficacy.