The Generation of a Class of Multipliers: Synthesizing Highly Parallel Algorithms in VLSI
IEEE Transactions on Computers
Wave pipelined architecture folding: a method to achieve low power and low area
VLSID '95 Proceedings of the 8th International Conference on VLSI Design
| Hi-index | 0.00 |