Partition-based exploration for reconfigurable JPEG designs

Authors:
Philip G. Potter;Wayne Luk;Peter Cheung
Affiliations:
Imperial College, London, UK;Imperial College, London, UK;Imperial College, London, UK
Venue:
Proceedings of the Conference on Design, Automation and Test in Europe
Year:
2009

Citing 5
Cited 1

Rapid design space exploration of heterogeneous embedded systems using symbolic search and multi-granular simulation

Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems
Multi-Objective Optimization Using Evolutionary Algorithms

Multi-Objective Optimization Using Evolutionary Algorithms
A Systematic Approach to Exploring Embedded System Architectures at Multiple Abstraction Levels

IEEE Transactions on Computers
Application-specific customization of soft processor microarchitecture

Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays
Platune: a tuning framework for system-on-a-chip platforms

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Exploration of hardware sharing for image encoders

Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper proposes a novel approach for design space exploration by characterizing hardware sharing based on the notion of a partition in set theory. Related designs with different degrees of hardware sharing can be captured concisely by a Hasse diagram, high-lighting designs with shared building blocks. Hardware sharing can be implemented in various ways, such as component multiplexing, instruction-set processors, or run-time reconfiguration. We illustrate how the proposed approach can be applied to exploring the design space for FPGA implementations of JPEG image compression.