Programmable arithmetic devices for high speed digital signal processing

Authors:
Devereaux Conrad Chen
Affiliations:
-
Venue:
Programmable arithmetic devices for high speed digital signal processing
Year:
1992

Citing 0
Cited 3

A graph drawing based spatial mapping algorithm for coarse-grained reconfigurable architectures

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
EPIMap: using epimorphism to map applications on CGRAs

Proceedings of the 49th Annual Design Automation Conference
REGIMap: register-aware application mapping on coarse-grained reconfigurable architectures (CGRAs)

Proceedings of the 50th Annual Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract