The CDAG: a data structure for automatic parallelization for a multithreaded architecture

Authors:
Bernd Klauer;Frank Eschmann;Ronald Moore;Klaus Waldschmidt
Affiliations:
J.W.Goethe-University, Technical Computer Sc., Frankfurt, Germany;J.W.Goethe-University, Technical Computer Sc., Frankfurt, Germany;J.W.Goethe-University, Technical Computer Sc., Frankfurt, Germany;J.W.Goethe-University, Technical Computer Sc., Frankfurt, Germany
Venue:
EUROMICRO-PDP'02 Proceedings of the 10th Euromicro conference on Parallel, distributed and network-based processing
Year:
2002

Citing 8
Cited 1

Comparative performance evaluation of cache-coherent NUMA and COMA architectures

ISCA '92 Proceedings of the 19th annual international symposium on Computer architecture
DDM: A Cache-Only Memory Architecture

Computer
Combining static partitioning with dynamic distribution of threads

DIPES '98 Proceedings of the IFIP WG10.3/WG10.5 international workshop on Distributed and parallel embedded systems
A Multithreaded Implementation of Id using P-RISC Graphs

Proceedings of the 6th International Workshop on Languages and Compilers for Parallel Computing
Automatic Scheduling for Cache Only Memory Architectures

HICSS '98 Proceedings of the Thirty-First Annual Hawaii International Conference on System Sciences-Volume 7 - Volume 7
Comparison of Two Storage Models in Data-Driven Multithreaded Architectures

SPDP '96 Proceedings of the 8th IEEE Symposium on Parallel and Distributed Processing (SPDP '96)
Scheduling multithreaded computations by work stealing

SFCS '94 Proceedings of the 35th Annual Symposium on Foundations of Computer Science
Tailoring a self-distributing architecture to a cluster computer environment

EURO-PDP'00 Proceedings of the 8th Euromicro conference on Parallel and distributed processing

The SDVM - An Approach for Future Adaptive Computer Clusters

IPDPS '05 Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 16 - Volume 17

Quantified Score

Hi-index	0.00

Visualization

Abstract

Despite the explosive new interest in Distributed Computing, bringing software -- particularly legacy software -- to parallel platforms remains a daunting task. The Self Distributing Associative ARChitecture (SDAARC) takes a two-fold approach to this problem. Seemingly sequential programs are first translated into a population of migratory threads and containers by the compiler, and then allowed to migrate to minimize communication while maximizing parallelism by a run time environment. However, previous compilers for multithreaded architectures such as SDAARC did not permit the full range of control flow complexity found in programming languages such as C. Thus, we propose a new data structure, and present algorithms for its construction, which extends the familiar concepts of control flow and dataflow graphs to conveniently represent the activities required of an automatically generated thread.