Reconfigurable communications for image processing applications

Authors:
André B. Soares;Luigi Carro;Altamiro A. Susin
Affiliations:
Instituto de Informática, Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil;Instituto de Informática, Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil;Instituto de Informática, Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil
Venue:
IPDPS'06 Proceedings of the 20th international conference on Parallel and distributed processing
Year:
2006

Citing 4
Cited 0

MPEG Video Compression Standard

MPEG Video Compression Standard
Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation

Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation
A fast motion estimation algorithm based on multi-resolution frame structure

ICASSP '99 Proceedings of the Acoustics, Speech, and Signal Processing, 1999. on 1999 IEEE International Conference - Volume 06
A fast multi-resolution block matching algorithm and its LSI architecture for low bit-rate video coding

IEEE Transactions on Circuits and Systems for Video Technology

Quantified Score

Hi-index	0.00

Visualization

Abstract

This work tries to reuse programmable communication resources like a Network-on-Chip (NoC) in the acceleration of image applications. We show a mathematical model for the computation and communication pattern of two distributed motion estimation algorithms, Full Search Block Matching Algorithm and Multi-Resolution Block Matching Algorithm. Experimental results show that the use of the Multi-Resolution method reduces not only the computation time but also the traffic of messages on the NoC. This leads to a lower power consumption in the NoC during the processing time of each image. The studied examples show the importance of the link between algorithms and their mapping onto a programmable fabric, not only regarding computation, but facing communication as well.