Investigation into programmability for layer 2 protocol frame delineation architectures

Authors:
Ciaran Toal;Sakir Sezer
Affiliations:
Institute of Communications and Information Technology, Queen's University Belfast, Belfast, Northern Ireland;Institute of Communications and Information Technology, Queen's University Belfast, Belfast, Northern Ireland
Venue:
IPDPS'06 Proceedings of the 20th international conference on Parallel and distributed processing
Year:
2006

Citing 5
Cited 0

A 32-Bit SoPC Implementation of a P5

ISCC '03 Proceedings of the Eighth IEEE International Symposium on Computers and Communications
A 10 Gbps GFP Frame Delineation Circuit with Single Bit Error Correction on an FPGA

AICT-SAPIR-ELETE '05 Proceedings of the Advanced Industrial Conference on Telecommunications/Service Assurance with Partial and Intermittent Resources Conference/E-Learning on Telecommunications Workshop
Parallel realization of the ATM cell header CRC

Computer Communications
Generic framing procedure (GFP): the catalyst for efficient data over transport

IEEE Communications Magazine
Data transport applications using GFP

IEEE Communications Magazine

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents the design and study of reconfigurable architectures for two data-link layer frame delineation techniques used for ATM and GFP. The architectures are targeted to Altera Stratix II FPGA technology and are investigated in terms of performance and area. This work addresses the potential for incorporating programmability into custom purpose architectures that could enable the same processing hardware to be used for processing multiple protocols.