Partial and dynamic reconfiguration of FPGAs: a top down design methodology for an automatic implementation

Authors:
Florent Berthelot;Fabienne Nouvel;Dominique Houzet
Affiliations:
CNRS UMR, IETR, INSA, Rennes, France;CNRS UMR, IETR, INSA, Rennes, France;CNRS UMR, IETR, INSA, Rennes, France
Venue:
IPDPS'06 Proceedings of the 20th international conference on Parallel and distributed processing
Year:
2006

Citing 3
Cited 1

A HW/SW partitioning algorithm for dynamically reconfigurable architectures

Proceedings of the conference on Design, automation and test in Europe
From Algorithm and Architecture Specifications to Automatic Generation of Distributed Real-Time Executives: a Seamless Flow of Graphs Transformations

MEMOCODE '03 Proceedings of the First ACM and IEEE International Conference on Formal Methods and Models for Co-Design
Design and implementation of MC-CDMA systems for future wireless networks

EURASIP Journal on Applied Signal Processing

Applying dynamic reconfiguration in the mobile robotics domain: A case study on computer vision algorithms

ACM Transactions on Reconfigurable Technology and Systems (TRETS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

Dynamic reconfiguration of FPGAs enables systems to adapt to changing demands. This paper concentrates on how to take into account specificities of partially reconfigurable components during the high level Adequation Algorithm Architecture process. We present a method which generates automatically the design for both partially and fixed parts of FPGAs. The runtime reconfiguration manager which monitors dynamic reconfigurations, uses prefetching technic to minimize reconfiguration latency of runtime reconfiguration. We demonstrate the benefits of this approach through the design of a dynamic reconfigurable MC-CDMA transmitter implemented on a Xilinx Virtex2.