HPP controller: a system controller for high performance computing

Authors:
Fei Chen;Zheng Cao;Kai Wang;Xuejun An;Ninhui Sun
Affiliations:
Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China 100190;Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China 100190;Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China 100190;Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China 100190;Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China 100190
Venue:
Frontiers of Computer Science in China
Year:
2010

Citing 13
Cited 0

Algorithms for scalable synchronization on shared-memory multiprocessors

ACM Transactions on Computer Systems (TOCS)
The MIT Alewife machine: architecture and performance

ISCA '95 Proceedings of the 22nd annual international symposium on Computer architecture
Synchronization and communication in the T3E multiprocessor

Proceedings of the seventh international conference on Architectural support for programming languages and operating systems
The SGI Origin: a ccNUMA highly scalable server

Proceedings of the 24th annual international symposium on Computer architecture
The impact of synchronization and granularity on parallel systems

ISCA '90 Proceedings of the 17th annual international symposium on Computer Architecture
The Starfire SMP interconnect

SC '97 Proceedings of the 1997 ACM/IEEE conference on Supercomputing
START-NG: Delivering Seamless Parallel Computing

Euro-Par '95 Proceedings of the First International Euro-Par Conference on Parallel Processing
LOW-COST SUPPORT FOR FINE-GRAIN SYNCHRONIZATION IN MULTIPROCESSORS

LOW-COST SUPPORT FOR FINE-GRAIN SYNCHRONIZATION IN MULTIPROCESSORS
Synchronization state buffer: supporting efficient fine-grain synchronization on many-core architectures

Proceedings of the 34th annual international symposium on Computer architecture
Study on Fine-Grained Synchronization in Many-Core Architecture

SNPD '09 Proceedings of the 2009 10th ACIS International Conference on Software Engineering, Artificial Intelligences, Networking and Parallel/Distributed Computing
HPPNetSim: a parallel simulation of large-scale interconnection networks

SpringSim '09 Proceedings of the 2009 Spring Simulation Multiconference
Overview of the Blue Gene/L system architecture

IBM Journal of Research and Development
Support for fine-grained synchronization in shared-memory multiprocessors

PaCT'07 Proceedings of the 9th international conference on Parallel Computing Technologies

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper introduces the design of a hyper parallel processing (HPP) controller, which is a system controller used in heterogeneous high performance computing systems. It connects several heterogeneous processors via HyperTransport (HT) interfaces, a commercial Infiniband HCA card with PCI-express interface, and a customized global synchronization network with self-defined high-speed interface. To accelerate intra-node communication and synchronization, global address space is supported and some dedicated hardware is integrated in the HPP controller to enable intra-node memory and shared I/O resources. On the prototype system with the HPP controller, evaluation results show that the proposed design achieves high communication efficiency, and obvious acceleration to synchronization operations.