Performance of two-stage shared fiber delay line optical packet switch under bursty traffic

Authors:
Ahmed Galib Reza;Hyotaek Lim
Affiliations:
Division of Computer and Information Engineering, Dongseo University, Pusan, Korea 617-716;Division of Computer and Information Engineering, Dongseo University, Pusan, Korea 617-716
Venue:
Photonic Network Communications
Year:
2011

Citing 5
Cited 0

COD: alternative architectures for high speed packet switching

IEEE/ACM Transactions on Networking (TON)
Advances in photonic packet switching: an overview

IEEE Communications Magazine
All-optical wavelength conversion: technologies and applications in DWDM networks

IEEE Communications Magazine
Electrical ingress buffering and traffic aggregation for optical packet switching and their effect on TCP-level performance in optical mesh networks

IEEE Communications Magazine
Shared fiber delay line buffers in asynchronous optical packet switches

IEEE Journal on Selected Areas in Communications - Part Supplement

Quantified Score

Hi-index	0.00

Visualization

Abstract

Packet contention is a major issue in an optical packet switching network. It is not a trivial task to resolve contention due to lack of optical RAM technology. This article proposes a two-stage shared fiber delay line (FDL) optical packet switch for contention resolution. In this article, shared FDLs are used to buffer optical packets, in which a pool of buffer memory is shared among all switch output ports. Most of the existing optical buffering schemes are output-based which require a huge number of FDLs as well as a larger switch size that incur extra implementation cost. However, a shared buffering approach is considered in this article in order to reduce implementation cost. In this article, FDLs are implemented in two stages using an extremely simple auxiliary switch. The proposed switch architecture leads to more efficient use of buffer space. The superiority of the proposed switch architecture has been established by means of extensive simulations. The performance of the proposed switch is investigated under bursty traffic. Simulation result shows that the proposed switch can achieve satisfactory performance at the price of a reasonable amount of FDLs. Moreover, the significance of the proposed switch is confirmed by simulation.