Practical experiences of applying source-level WCET flow analysis on industrial code

Authors:
Björn Lisper;Andreas Ermedahl;Dietmar Schreiner;Jens Knoop;Peter Gliwa
Affiliations:
School of Innovation, Design, and Engineering, Mälardalen University, Västerås, Sweden;School of Innovation, Design, and Engineering, Mälardalen University, Västerås, Sweden;Institute of Computer Languages, Vienna University of Technology, Vienna, Austria;Institute of Computer Languages, Vienna University of Technology, Vienna, Austria;GLIWA GmbH embedded systems, München, Germany
Venue:
ISoLA'10 Proceedings of the 4th international conference on Leveraging applications of formal methods, verification, and validation - Volume Part II
Year:
2010

Citing 12
Cited 0

Supporting Timing Analysis by Automatic Bounding of LoopIterations

Real-Time Systems - Special issue on worst-case execution-time analysis
Linkers and Loaders

Linkers and Loaders
Principles of Program Analysis

Principles of Program Analysis
Reliable and Precise WCET Determination for a Real-Life Processor

EMSOFT '01 Proceedings of the First International Workshop on Embedded Software
Applying Static WCET Analysis to Automotive Communication Software

ECRTS '05 Proceedings of the 17th Euromicro Conference on Real-Time Systems
Automatic Derivation of Loop Bounds and Infeasible Paths for WCET Analysis Using Abstract Execution

RTSS '06 Proceedings of the 27th IEEE International Real-Time Systems Symposium
Static WCET Analysis of Real-Time Task-Oriented Code in Vehicle Control Systems

ISOLA '06 Proceedings of the Second International Symposium on Leveraging Applications of Formal Methods, Verification and Validation
Challenges of Timing Verification Tools in the Automotive Domain

ISOLA '06 Proceedings of the Second International Symposium on Leveraging Applications of Formal Methods, Verification and Validation
Evaluation of Automatic Flow Analysis for WCET Calculation on Industrial Real-Time System Code

ECRTS '08 Proceedings of the 2008 Euromicro Conference on Real-Time Systems
A few billion lines of code later: using static analysis to find bugs in the real world

Communications of the ACM
Static timing analysis of real-time operating system code

ISoLA'04 Proceedings of the First international conference on Leveraging Applications of Formal Methods
The ASTREÉ analyzer

ESOP'05 Proceedings of the 14th European conference on Programming Languages and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Code-level timing analysis, such as Worst-Case Execution Time (WCET) analysis, takes place at the binary level. However, much information that is important for the analysis, such as constraints on possible program flows, are easier to derive at the source code level since this code contains much more information. Therefore, different source-level analyses can provide valuable support for timing analysis. However, source-level analysis is not always smoothly applicable in industrial projects. In this paper we report on the experiences of applying source-level analysis to industrial code in the ALL-TIMES FP7 project: the promises, the pitfalls, and the workarounds that were developed. We also discuss various approaches to how the difficulties that were encountered can be tackled.