Memory-I/O tradeoff and VLSI implementation of lapped transforms for image processing

  • Authors:

  • Kamal Nourji;Nicolas Demassieux

  • Affiliations:

  • Telecom Paris, E.N.S.T., Paris Cedex 13, France;Telecom Paris, E.N.S.T., Paris Cedex 13, France

  • Venue:
  • ICASSP'93 Proceedings of the 1993 IEEE international conference on Acoustics, speech, and signal processing: plenary, special, audio, underwater acoustics, VLSI, neural networks - Volume I
  • Year:
  • 1993

Quantified Score

Hi-index 0.00

Visualization

Abstract

This paper describes a new system architecture for real time two-dimensional image block processing by separable Lapped Transforms (LT). The main advantage of this image block 2D LT is the reduction of the transposition memory size and its on-chip integration. We shall discuss the tradeoff between Input/Output (I/O) throughput and on-chip memory size. Finally, the design of the transposition memory and its VLSI complexity performance in terms of area and speed is presented.