Safe controllers design for industrial automation systems

  • Authors:

  • José Machado;Eurico Seabra;José C. Campos;Filomena Soares;Celina P. Leão

  • Affiliations:

  • Mechanical Engineering Department, CT2M Research Centre, University of Minho, School of Engineering, Campus of Azurém, 4800-058 Guimarães, Portugal;Mechanical Engineering Department, CT2M Research Centre, University of Minho, School of Engineering, Campus of Azurém, 4800-058 Guimarães, Portugal;Informatics Department, CCTC Research Centre, University of Minho, School of Engineering, Campus of Gualtar, 4700-024 Braga, Portugal;Industrial Electronics Department, ALGORITMI Research Centre, University of Minho, School of Engineering, Campus of Azurém, 4800-058 Guimarães, Portugal;Production and Systems Department, ALGORITMI Research Centre, University of Minho, School of Engineering, Campus of Gualtar, 4700-024 Braga, Portugal

  • Venue:
  • Computers and Industrial Engineering
  • Year:
  • 2011

Quantified Score

Hi-index 0.00

Visualization

Abstract

The design of safe industrial controllers is one of the most important domains related to Automation Systems research. To support it, synthesis and analysis techniques are available. Among the analysis techniques, two of the most important are Simulation and Formal Verification. In this paper these two techniques are used together in a complementary way. Understanding plant behaviour is essential for obtaining safe industrial systems controllers; hence, plant modelling is crucial to the success of these techniques. A two step approach is presented: first, the use of Simulation and, second, the use of Formal Verification of Industrial Systems Specifications. The specification and plant models used for each technique are described. Simulation and Formal Verification results are presented and discussed. The approach presented in the paper can be applied to real industrial systems, and obtain safe controllers for hybrid plants. The Modelica modelling language and Dymola simulation environment are used for Simulation purposes, and Timed Automata formalism and the UPPAAL real-time model-checker are used for Formal Verification purposes.