Comparator-based switched-capacitor pipelined analog-to-digital converter with comparator preset, and comparator delay compensation

Authors:
Carsten Wulff;Trond Ytterdal
Affiliations:
Norwegian University of Science and Technology, Trondheim, Norway;Norwegian University of Science and Technology, Trondheim, Norway
Venue:
Analog Integrated Circuits and Signal Processing
Year:
2011

Citing 1
Cited 1

Evolutionary computation: comments on the history and current state

IEEE Transactions on Evolutionary Computation

A novel 8-bit 20-MS/s folded residue amplification based pipelined ADC

Analog Integrated Circuits and Signal Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

We present a differential comparator-based switched-capacitor (CBSC) pipelined analog-to-digital converter (ADC) with comparator preset, and comparator delay compensation. Compensating for the comparator delay by digitally adjusting the comparator threshold improves the ADC resolution from 2.5-bit to 7.05-bit. The ADC is manufactured in a 90 nm CMOS technology, with a core area of 0.85 mm 脳 0.35 mm, a 1.2 V supply for the core and 1.8 V for the input switches. It has an effective number of bits (ENOB) of 7.05-bit, and a power dissipation of 8.5 mW at 60 MS/s.