An Adaptive Striping Architecture for Flash Memory Storage Systems of Embedded Systems
RTAS '02 Proceedings of the Eighth IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'02)
A log buffer-based flash translation layer using fully-associative sector translation
ACM Transactions on Embedded Computing Systems (TECS)
LAST: locality-aware sector translation for NAND flash memory-based storage systems
ACM SIGOPS Operating Systems Review
Proceedings of the 14th international conference on Architectural support for programming languages and operating systems
Improving Flash Wear-Leveling by Proactively Moving Static Data
IEEE Transactions on Computers
KAST: K-Associative Sector Translation for NAND flash memory in real-time systems
Proceedings of the Conference on Design, Automation and Test in Europe
A space-efficient flash translation layer for CompactFlash systems
IEEE Transactions on Consumer Electronics
Hi-index | 0.00 |
In recent years, MLC flash memory, which stores 2 or more bits per cell, has gradually replaced SLC flash memory due to its lower cost and higher density. However, MLC flash memory also brings new constraints to the management. As a result, management schemes designed for SLC flash memory could not be directly applied to MLC flash memory, or a severe performance degradation would be suffered. This paper proposes a translation layer above flash-memory medium to make it transparent to management schemes. With our translation layer, management schemes designed for SLC flash memory or MLC flash memory could be directly applied without considering the type of underlying flash memory medium. Our experiment results show that only a minor overhead would be suffered while applying our translation layer in flash-memory storage systems.