Synchronization via multiplex spike-trains in digital pulse coupled networks

Authors:
Takahiro Kabe;Hiroyuki Torikai;Toshimichi Saito
Affiliations:
EECE Dept, Hosei University, Koganei-shi, Tokyo, Japan;EECE Dept, Hosei University, Koganei-shi, Tokyo, Japan;EECE Dept, Hosei University, Koganei-shi, Tokyo, Japan
Venue:
ICONIP'06 Proceedings of the 13th international conference on Neural information processing - Volume Part III
Year:
2006

Citing 7
Cited 2

Synchrony and desynchrony in integrate-and-fire oscillators

Neural Computation
The bifurcating neuron network 1

Neural Networks
2005 Special Issue: Rich dynamics of pulse-coupled spiking neurons with a triangular base signal

Neural Networks - 2005 Special issue: IJCNN 2005
An evolutionary approach to the design of controllable cellular automata structure for random number generation

IEEE Transactions on Evolutionary Computation
Weakly pulse-coupled oscillators, FM interactions, synchronization, and oscillatory associative memory

IEEE Transactions on Neural Networks
Synchronization phenomena in pulse-coupled networks driven by spike-train inputs

IEEE Transactions on Neural Networks
Grouping synchronization in a pulse-coupled network of chaotic spiking oscillators

IEEE Transactions on Neural Networks

Fundamental Analysis of a Digital Spiking Neuron for Its Spike-Based Coding

Neural Information Processing
Basic Characteristics and Learning Potential of a Digital Spiking Neuron

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper studies pulse-coupled network of digital spiking neurons and its basic dynamics. The neuron is constructed by coupling two shift registers and has a variety of spike-trains which correspond to digital codes through a inter-spike interval (ISI) modulation. The pulsecoupled network has master-slave configuration. All the spike-trains of neurons in the master side are multiplexed additionally and are transmitted to the slave side via single line. Neurons in the slave side are connected by dynamic winner-take-all function. As parameters are selected suitably, the slave can realize demultiplexing and master-slave synchronization is achieved. VHDL simulation is also discussed for FPGA implementation and this digital network is compared with an analog network.