Simulation of operational semantics of machine instructions

Authors:
V. A. Padaryan;M. A. Solov'Ev;A. I. Kononov
Affiliations:
Institute of System Programming, Russian Academy of Sciences, Moscow, Russia 109004;Institute of System Programming, Russian Academy of Sciences, Moscow, Russia 109004;Institute of System Programming, Russian Academy of Sciences, Moscow, Russia 109004
Venue:
Programming and Computing Software
Year:
2011

Citing 7
Cited 0

Dynamic program slicing

Information Processing Letters
Advanced compiler design and implementation

Advanced compiler design and implementation
Software Tamper Resistance: Obstructing Static Analysis of Programs

Software Tamper Resistance: Obstructing Static Analysis of Programs
Framework for instruction-level tracing and analysis of program executions

Proceedings of the 2nd international conference on Virtual execution environments
Valgrind: a framework for heavyweight dynamic binary instrumentation

Proceedings of the 2007 ACM SIGPLAN conference on Programming language design and implementation
Experience in the design, implementation and use of a retargetable static binary translation framework

Experience in the design, implementation and use of a retargetable static binary translation framework
Walkabout: a retargetable dynamic binary translation framework

Walkabout: a retargetable dynamic binary translation framework

Quantified Score

Hi-index	0.00

Visualization

Abstract

We propose a model describing the operational semantics of machine instructions for a wide class of target architectures. A special feature of the model is that it is designed for the inverse (compared to the classical compiler problem) tract of transformations, but, at the same time, the model makes it possible to perform different optimizing transformations over it. The target machine is described by means of external specifications. A prototype subsystem for model interpretation is considered.