What's the matter with Kansas Lava?

Authors:
Andrew Farmer;Garrin Kimmell;Andy Gill
Affiliations:
Department of Electrical Engineering and Computer Science, The University of Kansas, Lawrence, KS;Department of Electrical Engineering and Computer Science, The University of Kansas, Lawrence, KS;Department of Electrical Engineering and Computer Science, The University of Kansas, Lawrence, KS
Venue:
TFP'10 Proceedings of the 11th international conference on Trends in functional programming
Year:
2010

Citing 8
Cited 0

Lava: hardware design in Haskell

ICFP '98 Proceedings of the third ACM SIGPLAN international conference on Functional programming
QuickCheck: a lightweight tool for random testing of Haskell programs

ICFP '00 Proceedings of the fifth ACM SIGPLAN international conference on Functional programming
Freja, Hat and Hood - A Comparative Evaluation of Three Systems for Tracing and Debugging Lazy Functional Programs

IFL '00 Selected Papers from the 12th International Workshop on Implementation of Functional Languages
Algebraic specification and verification of processor microarchitectures

Algebraic specification and verification of processor microarchitectures
Haskell program coverage

Haskell '07 Proceedings of the ACM SIGPLAN workshop on Haskell workshop
Parallel performance tuning for Haskell

Proceedings of the 2nd ACM SIGPLAN symposium on Haskell
A comparative study of algorithmic debugging strategies

LOPSTR'06 Proceedings of the 16th international conference on Logic-based program synthesis and transformation
Introducing Kansas lava

IFL'09 Proceedings of the 21st international conference on Implementation and application of functional languages

Quantified Score

Hi-index	0.00

Visualization

Abstract

Kansas Lava is a functional hardware description language implemented in Haskell. In the course of attempting to generate ever larger circuits, we have found the need to effectively test and debug the internals of Kansas Lava. This includes confirming both the simulated behavior of the circuit and its hardware realization via generated VHDL. In this paper we share our approach to this problem, and discuss the results of these efforts.