Parametric real-time reasoning
STOC '93 Proceedings of the twenty-fifth annual ACM symposium on Theory of computing
Hard Real-Time Computing Systems: Predictable Scheduling Algorithms and Applications
Hard Real-Time Computing Systems: Predictable Scheduling Algorithms and Applications
Automata For Modeling Real-Time Systems
ICALP '90 Proceedings of the 17th International Colloquium on Automata, Languages and Programming
Linear Parametric Model Checking of Timed Automata
TACAS 2001 Proceedings of the 7th International Conference on Tools and Algorithms for the Construction and Analysis of Systems
NUSMV: A New Symbolic Model Verifier
CAV '99 Proceedings of the 11th International Conference on Computer Aided Verification
Lectures on Embedded Systems, European Educational Forum, School on Embedded Systems
Timed Automata as Task Models for Event-Driven Systems
RTCSA '99 Proceedings of the Sixth International Conference on Real-Time Computing Systems and Applications
MAST: Modeling and Analysis Suite for Real Time Applications
ECRTS '01 Proceedings of the 13th Euromicro Conference on Real-Time Systems
Schedulability Analysis of Periodic Fixed Priority Systems
IEEE Transactions on Computers
Event Count Automata: A State-Based Model for Stream Processing Systems
RTSS '05 Proceedings of the 26th IEEE International Real-Time Systems Symposium
Fast On-the-Fly Parametric Real-Time Model Checking
RTSS '05 Proceedings of the 26th IEEE International Real-Time Systems Symposium
Modeling Heterogeneous Real-time Components in BIP
SEFM '06 Proceedings of the Fourth IEEE International Conference on Software Engineering and Formal Methods
System architecture evaluation using modular performance analysis: a case study
International Journal on Software Tools for Technology Transfer (STTT)
EMSOFT '07 Proceedings of the 7th ACM & IEEE international conference on Embedded software
RTSS '07 Proceedings of the 28th IEEE International Real-Time Systems Symposium
Symbolic Computation of Schedulability Regions Using Parametric Timed Automata
RTSS '08 Proceedings of the 2008 Real-Time Systems Symposium
An Inverse Method for Parametric Timed Automata
Electronic Notes in Theoretical Computer Science (ENTCS)
Efficient Model-Checking for Real-Time Task Networks
ICESS '09 Proceedings of the 2009 International Conference on Embedded Software and Systems
EMSOFT '09 Proceedings of the seventh ACM international conference on Embedded software
Testing real-time task networks with functional extensions using model-checking
ETFA'09 Proceedings of the 14th IEEE international conference on Emerging technologies & factory automation
Robustness of Sequential Circuits
ACSD '10 Proceedings of the 2010 10th International Conference on Application of Concurrency to System Design
Performance specifications and metrics for adaptive real-time systems
RTSS'10 Proceedings of the 21st IEEE conference on Real-time systems symposium
Combining Abstract Interpretation with Model Checking for Timing Analysis of Multicore Software
RTSS '10 Proceedings of the 2010 31st IEEE Real-Time Systems Symposium
System-level design: orthogonalization of concerns and platform-based design
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Multi-mode monitoring for mixed-criticality real-time systems
Proceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis
| Hi-index | 0.00 |
This paper advocates a rigorously formal and compositional style for obtaining key performance and/or interface metrics of systems with real-time constraints. We propose a hierarchical approach that couples the independent and different by nature frameworks of Modular Performance Analysis with Real-time Calculus (MPA-RTC) and Parametric Feasibility Analysis (PFA). Recent work on Real-time Calculus (RTC) has established an embedding of state-based component models into RTC-driven performance analysis for dealing with more expressive component models. However, with the obtained analysis infrastructure it is possible to analyze components only for a fixed set of parameters, e.g., fixed CPU speeds, fixed buffer sizes etc., such that a big space of parameters remains unstudied. In this paper, we overcome this limitation by integrating the method of parametric feasibility analysis in an RTC-based modeling environment. Using the PFA tool-flow, we are able to find regions for component parameters that maintain feasibility and worst-case properties. As a result, the proposed analysis infrastructure produces a broader range of valid design candidates, and allows the designer to reason about the system robustness.