Low-power functionality enhanced computation architecture using spin-based devices

Authors:
Charles Augustine;Georgios Panagopoulos;Behtash Behin-Aein;Srikant Srinivasan;Angik Sarkar;Kaushik Roy
Affiliations:
Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN - 47907, USA;Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN - 47907, USA;Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN - 47907, USA;Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN - 47907, USA;Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN - 47907, USA;Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN - 47907, USA
Venue:
NANOARCH '11 Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures
Year:
2011

Citing 5
Cited 2

Leakage in Nanometer CMOS Technologies (Series on Integrated Circuits and Systems)

Leakage in Nanometer CMOS Technologies (Series on Integrated Circuits and Systems)
Clocking structures and power analysis for nanomagnet-based logic devices

ISLPED '07 Proceedings of the 2007 international symposium on Low power electronics and design
Synthesis of combinational logic using three-input majority gates

FOCS '62 Proceedings of the 3rd Annual Symposium on Switching Circuit Theory and Logical Design (SWCT 1962)
Process-variation resilient and voltage scalable DCT architecture for robust low-power computing

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Ultra-Low Power Nanomagnet-Based Computing: A System-Level Perspective

IEEE Transactions on Nanotechnology

A framework for simulating hybrid MTJ/CMOS circuits: atoms to system approach

DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe
Exploring Boolean and non-Boolean computing with spin torque devices

Proceedings of the International Conference on Computer-Aided Design

Quantified Score

Hi-index	0.01

Visualization

Abstract

Power consumption in CMOS integrated circuits increases every technology generation due to increased subthreshold and gate leakage currents. To cope with such a problem, researchers have started looking at the possibility of logic devices based on electron spin, as an alternative to charge based CMOS, for realizing low-power integrated circuits with low active power dissipation and zero standby leakage. In this paper, we investigate spin-based logic devices that employ low-power spin-torque switching mechanism for circuit operation. We have developed a Functionality Enhanced All Spin Logic (FEASL) architecture and a synthesis framework using Logically Passively Self Dual (LPSD) formulation. This methodology enables the design of large functional logic blocks, especially low-power adders and multipliers, which constitute the building blocks of all arithmetic logic units (ALU). In addition, we have investigated three different variants of ASL, which are low-power, medium-power -- medium performance and high performance and we analyze their merits and drawbacks at circuit/architecture level. We synthesized Discrete Cosine Transform (DCT) algorithm using adders and multipliers to show the efficacy of the proposed FEASL approach in designing digital signal processing (DSP) systems. Compared to 15nm CMOS implementation, the FEASL based DCT shows 88% improvement in power and 83% in PDP with 43% degradation in performance.