Pattern Compression of FAST Corner Detection for Efficient Hardware Implementation

  • Authors:

  • Keisuke Dohi;Yuji Yorita;Yuichiro Shibata;Kiyoshi Oguri

  • Affiliations:

  • -;-;-;-

  • Venue:
  • FPL '11 Proceedings of the 2011 21st International Conference on Field Programmable Logic and Applications
  • Year:
  • 2011

Quantified Score

Hi-index 0.00

Visualization

Abstract

This paper shows stream-oriented FPGA implementation of the machine-learned Features from Accelerated Segment Test (FAST) corner detection, which is used in the parallel tracking and mapping (PTAM) for augmented reality (AR). One of the difficulties of compact hardware implementation of the FAST corner detection is a matching process with a large number of corner patterns. We propose corner pattern compression methods focusing on discriminant division and pattern symmetry for rotation and inversion. This pattern compression enables implementation of the corner pattern matching with a combinational circuit. Our prototype implementation achieves real-time execution performance with 7-9% of available slices of a Virtex-5 FPGA.