Low-Power data cache architecture by address range reconfiguration for multimedia applications

Authors:
Hoon-Mo Yang;Gi-Ho Park;Shin-Dug Kim
Affiliations:
Supercomputing Lab, Yonsei University, Shinchon-Dong Seodaemun-Ku, Seoul, Korea;Processor Architecture Lab. System LSI Division, Samsung Electronics Co., LTD., Giheung, Korea;Supercomputing Lab, Yonsei University, Shinchon-Dong Seodaemun-Ku, Seoul, Korea
Venue:
ACSAC'06 Proceedings of the 11th Asia-Pacific conference on Advances in Computer Systems Architecture
Year:
2006

Citing 7
Cited 0

Optimizing the data cache performance of a software MPEG-2 video decoder

MULTIMEDIA '97 Proceedings of the fifth ACM international conference on Multimedia
Region-based caching: an energy-delay efficient memory architecture for embedded processors

CASES '00 Proceedings of the 2000 international conference on Compilers, architecture, and synthesis for embedded systems
A study of memory system performance of multimedia applications

Proceedings of the 2001 ACM SIGMETRICS international conference on Measurement and modeling of computer systems
An integrated approach to reducing power dissipation in memory hierarchies

CASES '02 Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems
Dynamic power management for streaming data

Proceedings of the 2004 international symposium on Low power electronics and design
MiBench: A free, commercially representative embedded benchmark suite

WWC '01 Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop
Hardware and software cache prefetching techniques for MPEG benchmarks

IEEE Transactions on Circuits and Systems for Video Technology

Quantified Score

Hi-index	0.00

Visualization

Abstract

Today's portable electric consumer devices tend to include more multimedia processing capabilities. This trend results increased processing resources, thus causing more power consumption. Therefore, the power-efficiency becomes important due to battery operated nature of portable devices. In this paper, we propose a reconfigurable data cache architecture, in which data allocation to a cache is constrained by address range configuration. Then we evaluate trade-off between performance and power efficiency. Comparing to the conventional cache architectures, power consumption can be reduced decently while maintaining miss rate of the proposed data cache similar to those of the conventional caches. The result shows that the reconfigurable data cache operates with 33.2%, 53.3%, and 70.4% less power when compared with direct-mapped, 2-way, and 4-way set-associative caches respectively.