An ARM-Based embedded system design for speech-to-speech translation

Authors:
Shun-Chieh Lin;Jhing-Fa Wang;Jia-Ching Wang;Hsueh-Wei Yang
Affiliations:
Department of Electrical Engineering, National Cheng Kung University, Tainan City, Taiwan, R.O.C;Department of Electrical Engineering, National Cheng Kung University, Tainan City, Taiwan, R.O.C;Department of Electrical Engineering, National Cheng Kung University, Tainan City, Taiwan, R.O.C;Department of Electrical Engineering, National Cheng Kung University, Tainan City, Taiwan, R.O.C
Venue:
EUC'06 Proceedings of the 2006 international conference on Embedded and Ubiquitous Computing
Year:
2006

Citing 4
Cited 0

Fundamentals of speech recognition

Fundamentals of speech recognition
JANUS-III: Speech-to-Speech Translation in Multiple Languages

ICASSP '97 Proceedings of the 1997 IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP '97) -Volume 1 - Volume 1
An Automatic Speech Translation System on PDAs for Travel Conversation

ICMI '02 Proceedings of the 4th IEEE International Conference on Multimodal Interfaces
An overlap-add technique based on waveform similarity (WSOLA) for high quality time-scale modification of speech

ICASSP'93 Proceedings of the 1993 IEEE international conference on Acoustics, speech, and signal processing: speech processing - Volume II

Quantified Score

Hi-index	0.00

Visualization

Abstract

Previous research shows that there are two architectures for speech-to-speech translation (S2ST) system implementation. One is client-server based systems that should be built on the server computer but not available anytime or anywhere. The other is to build portable stand-alone devices but lacks the real-time performance. Therefore, this work presents an embedded system design for portable S2ST applications. This system is characterized by small size, low cost, real-time operation, and high portability. For realization of the proposed S2ST system, this work designs the ARM-based SoPC architecture, the speech translation intellectual property, and software procedures of the proposed SoPC. The entire design was implemented on ALTERA EPXA10. The English-to-Mandarin translation process can be completed within 0.5 second at a 40 MHz clock frequency with 1,200 translation patterns. The maximum frequency is 46.22 MHz, and the usage of logic elements is 19,318 (50% of the total logic elements of the EPXA10 device)