Support vector machines with huffman tree architecture for multiclass classification

Authors:
Gexiang Zhang
Affiliations:
School of Electrical Engineering, Southwest Jiaotong University, Chengdu, Sichuan, China
Venue:
CIARP'05 Proceedings of the 10th Iberoamerican Congress conference on Progress in Pattern Recognition, Image Analysis and Applications
Year:
2005

Citing 9
Cited 2

Letter Recognition Using Holland-Style Adaptive Classifiers

Machine Learning
Data structures and algorithm analysis in C (2nd ed.)

Data structures and algorithm analysis in C (2nd ed.)
Multicategory Classification by Support Vector Machines

Computational Optimization and Applications - Special issue on computational optimization—a tribute to Olvi Mangasarian, part I
Statistical Pattern Recognition: A Review

IEEE Transactions on Pattern Analysis and Machine Intelligence
Round robin classification

The Journal of Machine Learning Research
In Defense of One-Vs-All Classification

The Journal of Machine Learning Research
A novel feature selection approach and its application

CIS'04 Proceedings of the First international conference on Computational and Information Science
A comparison of methods for multiclass support vector machines

IEEE Transactions on Neural Networks
Content-based audio classification and retrieval by support vector machines

IEEE Transactions on Neural Networks

Intra-pulse modulation recognition of unknown radar emitter signals using support vector clustering

FSKD'06 Proceedings of the Third international conference on Fuzzy Systems and Knowledge Discovery
Intra-pulse modulation recognition of advanced radar emitter signals using intelligent recognition method

RSKT'06 Proceedings of the First international conference on Rough Sets and Knowledge Technology

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper proposes a novel multiclass support vector machine with Huffman tree architecture to quicken decision-making speed in pattern recognition. Huffman tree is an optimal binary tree, so the introduced architecture can minimize the number of support vector machines for binary decisions. Performances of the introduced approach are compared with those of the existing 6 multiclass classification methods using U.S. Postal Service Database and an application example of radar emitter signal recognition. The 6 methods includes one-against-one, one-against-all, bottom-up binary tree, two types of binary trees and directed acyclic graph. Experimental results show that the proposed approach is superior to the 6 methods in recognition speed greatly instead of decreasing classification performance.