Design and implementation of a parallel crypto server

Authors:
Xiaofeng Rong;Xiaojuan Gao;Ruidan Su;Lihua Zhou
Affiliations:
School of Computer Science and Engineering, Xi’an Institute of Technology, Xi’an, China;School of Computer, Xi’an University of Engineer Science & Technology, Xi’an, China;Key Laboratory of Computer Network and Information Security of the Ministry of Education, Xidian University, Xi’an, China;Key Laboratory of Computer Network and Information Security of the Ministry of Education, Xidian University, Xi’an, China
Venue:
CIS'05 Proceedings of the 2005 international conference on Computational Intelligence and Security - Volume Part II
Year:
2005

Citing 7
Cited 1

Transaction security system extensions to the common cryptographic architecture

IBM Systems Journal - Special issue on cryptology
Building a high-performance, programmable secure coprocessor

Computer Networks: The International Journal of Computer and Telecommunications Networking - Special issue on computer network security
CryptoManiac: a fast flexible architecture for secure communication

ISCA '01 Proceedings of the 28th annual international symposium on Computer architecture
Architectural Optimization for a 1.82Gbits/sec VLSI Implementation of the AES Rijndael Algorithm

CHES '01 Proceedings of the Third International Workshop on Cryptographic Hardware and Embedded Systems
The IBM PCIXCC: a new cryptographic coprocessor for the IBM eServer

IBM Journal of Research and Development
The design of a cryptographic security architecture

SSYM'99 Proceedings of the 8th conference on USENIX Security Symposium - Volume 8
Cryptography architecture for information security

IBM Systems Journal

Injecting trust to cryptographic key management

ICACT'09 Proceedings of the 11th international conference on Advanced Communication Technology - Volume 2

Quantified Score

Hi-index	0.00

Visualization

Abstract

As demands for secure communication bandwidth grow, efficient processing of cryptographic server at the host has become a constraint that prevents the achievement of acceptable secure services at large e-commerce and e-governments. To overcome this limitation, this paper proposes an innovative design in cryptographic server architecture, which based on the hardware of high performance and programmable secure crypto module. The architecture provides a well scalability framework by using a general device API, as well as obtains high performance by carrying cryptography computations in parallel between crypto chips in crypto modules. The system is implemented on an IBM Services345 and hardware of crypto modules. Preliminary measurements are also performed to study the trade-off between numbers of crypto modules parallel computing and performance of generate 1024-bit RSA digital signature. Results indicate that the system implemented by the architecture with high performance and scalability.