On the performance improvement of sub-sampling MPEG-2 motion estimation algorithms with Vector/SIMD architectures

Authors:
Vasilios A. Chouliaras;Vincent M. Dwyer;Sharukh Agha
Affiliations:
Department of Electronic and Electrical Engineering, Loughborough University, UK;Department of Electronic and Electrical Engineering, Loughborough University, UK;Department of Electronic and Electrical Engineering, Loughborough University, UK
Venue:
ACIVS'05 Proceedings of the 7th international conference on Advanced Concepts for Intelligent Vision Systems
Year:
2005

Citing 4
Cited 0

A multi-standard video accelerator based on a vector architecture

IEEE Transactions on Consumer Electronics
A novel four-step search algorithm for fast block motion estimation

IEEE Transactions on Circuits and Systems for Video Technology
A block-based gradient descent search algorithm for block motion estimation in video coding

IEEE Transactions on Circuits and Systems for Video Technology
A novel unrestricted center-biased diamond search algorithm for block motion estimation

IEEE Transactions on Circuits and Systems for Video Technology

Quantified Score

Hi-index	0.00

Visualization

Abstract

The performance improvement of a number of motion estimation algorithms are evaluated following vector/SIMD instruction set extensions for MPEG-2 TM5 video encoding. Simulation-based results indicate a substantial complexity metric reduction for Full-Search, Three Step Search, Four Step Search and Diamond Search making the later three appropriate for execution on a high performance embedded VLSI platform. A simple model is developed to explain the simulated results, and a compound performance/power metric, the complexity-power-product (CPP), is proposed for algorithmic optimisation in vectorized applications for low-power, consumer devices.