Active pages: a computation model for intelligent memory
Proceedings of the 25th annual international symposium on Computer architecture
Pipelined and Parallel Computer Architecture
Pipelined and Parallel Computer Architecture
FlexRAM: Toward an Advanced Intelligent Memory System
ICCD '99 Proceedings of the 1999 IEEE International Conference on Computer Design
A SIMD neural network processor for image processing
ISNN'05 Proceedings of the Second international conference on Advances in neural networks - Volume Part II
Morphological operators for image and video compression
IEEE Transactions on Image Processing
| Hi-index | 0.00 |
In this paper, hybrid neural network processor (HANNP) is designed in VLSI. The HANNP has RISC based architecture leading to an effective general digital signal processing and artificial neural networks computation. The architecture of a HANNP including the general digital processing units such as 64-bit floating-point arithmetic unit (FPU), a control unit (CU) and neural network processing units such as artificial neural computing unit (NNPU), specialized neural data bus and interface unit, etc. The HANNP is modeled in Veilog HDL and implemented with FPGA. Character recognition problems and Kohonen self-organization problems are applied to the proposed HANNP to justify its applicability to real engineering problems.