Text Scanner with Text Detection Technology on Image Sequences
ICPR '02 Proceedings of the 16 th International Conference on Pattern Recognition (ICPR'02) Volume 3 - Volume 3
Hybrid Number Representation for the FPGA-Realization of a Versatile Neuro-Processor
EUROMICRO '98 Proceedings of the 24th Conference on EUROMICRO - Volume 2
Hybrid approach to efficient text extraction in complex color images
Pattern Recognition Letters
Hi-index | 0.00 |
Many hardware implementations cannot execute the software MLPs’ applications using weight of floating-point data, because hardware design of MLPs usually uses fixed-point arithmetic for high speed and small area. The hardware design using fixed-point arithmetic has two important drawbacks which are low accuracy and flexibility. Therefore, we propose a fully-pipelining architecture of MLPs using floating-point arithmetic in order to solve these two problems. Thus our design method can implement the MLPs having the processing speed improved by optimizing the number of hidden nodes in a repeated processing. We apply a software application of MLPs-based text detection that is computed to be 1722120 times for text detection of a 1152×1546 sized image to hardware implementation. Our preliminary result shows a performance enhancement of about eleven times faster using a fully-pipelining architecture than the software application.