FPGA-Based hyperspectral data compression using spectral unmixing and the pixel purity index algorithm

Authors:
David Valencia;Antonio Plaza
Affiliations:
Department of Computer Science, University of Extremadura, Caceres, Spain;Department of Computer Science, University of Extremadura, Caceres, Spain
Venue:
ICCS'06 Proceedings of the 6th international conference on Computational Science - Volume Part I
Year:
2006

Citing 3
Cited 5

JPEG 2000: Image Compression Fundamentals, Standards and Practice

JPEG 2000: Image Compression Fundamentals, Standards and Practice
Hyperspectral Data Compression

Hyperspectral Data Compression
A new, fast, and efficient image codec based on set partitioning in hierarchical trees

IEEE Transactions on Circuits and Systems for Video Technology

Clusters Versus FPGA for Parallel Processing of Hyperspectral Imagery

International Journal of High Performance Computing Applications
GPU for Parallel On-Board Hyperspectral Image Processing

International Journal of High Performance Computing Applications
Workload and task management of Grid-enabled quantitative aerosol retrieval from remotely sensed data

Future Generation Computer Systems
Improving the Performance of Hyperspectral Image and Signal Processing Algorithms Using Parallel, Distributed and Specialized Hardware-Based Systems

Journal of Signal Processing Systems
Direct command generation for CNC machinery based on data compression techniques

Robotics and Computer-Integrated Manufacturing

Quantified Score

Hi-index	0.00

Visualization

Abstract

Hyperspectral data compression is expected to play a crucial role in remote sensing applications. Most available approaches have largely overlooked the impact of mixed pixels and subpixel targets, which can be accurately modeled and uncovered by resorting to the wealth of spectral information provided by hyperspectral image data. In this paper, we develop an FPGA-based data compression technique based on the concept of spectral unmixing. It has been implemented on a Xilinx Virtex-II FPGA formed by several millions of gates, and with high computational power and compact size, which make this reconfigurable device very appealing for onboard, real-time data processing.