A real time MPEG-4 parallel encoder on software distributed shared memory systems

Authors:
Yung-Chang Chiu;Ce-Kuen Shieh;Jing-Xin Wang;Alvin Wen-Yu Su;Tyng-Yeu Liang
Affiliations:
Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan, R.O.C.;Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan, R.O.C.;Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan, Taiwan, R.O.C.;Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan, Taiwan, R.O.C.;Department of Electrical Engineering, National Kaohsiung University of Applied Sciences, Kaohsiung, Taiwan, R.O.C.
Venue:
ISPA'04 Proceedings of the Second international conference on Parallel and Distributed Processing and Applications
Year:
2004

Citing 6
Cited 1

Parallel programming with MPI

Parallel programming with MPI
Memory consistency and event ordering in scalable shared-memory multiprocessors

ISCA '90 Proceedings of the 17th annual international symposium on Computer Architecture
MPEG-4 Based Interactive Video using Parallel Processing

ICPP '98 Proceedings of the 1998 International Conference on Parallel Processing
Teamster: A Transparent Distributed Shared Memory for Cluster Symmetric Multiprocessors

CCGRID '01 Proceedings of the 1st International Symposium on Cluster Computing and the Grid
A survey of distributed shared memory systems

HICSS '95 Proceedings of the 28th Hawaii International Conference on System Sciences
A Study of Concurrency in MPEG-4 Video Encoder

ICMCS '98 Proceedings of the IEEE International Conference on Multimedia Computing and Systems

An integrated rate control scheme for TCP-friendly MPEG-4 video transmission

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper is dedicated to developing real-time MEPG-4 parallel encoder on software distributed shared memory systems. Basically, the performance of a MPEG-4 parallel encoder implemented on distributed systems is mainly determined by the latency of data synchronization and disk I/O, and the cost of data computation. For reducing the impact of data synchronization latency, we invent a pipeline algorithm to minimize the number of data synchronization points necessary for video encoding. In addition, we employ a master-slave node structure to overlay computation and I/O in order for alleviating the impact of I/O latency. On the other hand, we propose a two-level partitioning method to minimize the cost of data computation, and overlap the encoding times of two different GOVs. We have implemented the proposed MPEG-4 encoder on a test bed called Teamster. The experimental results show the proposed MPEG-4 encoder has successfully met the requirement of real time through the support of previous techniques via 32 SMP machines, which are equipped with dual 1.5 GHz Itanium II processors per node and connected by Gigabit Ethernet.