A new hardware efficient link scheduling algorithm to guarantee qos on clusters

Authors:
José Manuel Claver;María del Carmen Carrión;Manel Canseco;María Blanca Caminero;Francisco José Quiles
Affiliations:
Dept. of Computer Science and Engineering. E.S.T.C.E., Univ. Jaume I, Castellón, Spain;Dept. of Computer Science, Escuela Politécnica Superior, Univ. de Castilla-La Mancha, Albacete, Spain;Dept. of Computer Science and Engineering. E.S.T.C.E., Univ. Jaume I, Castellón, Spain;Dept. of Computer Science, Escuela Politécnica Superior, Univ. de Castilla-La Mancha, Albacete, Spain;Dept. of Computer Science, Escuela Politécnica Superior, Univ. de Castilla-La Mancha, Albacete, Spain
Venue:
Euro-Par'05 Proceedings of the 11th international Euro-Par conference on Parallel Processing
Year:
2005

Citing 10
Cited 1

Analysis and simulation of a fair queueing algorithm

SIGCOMM '89 Symposium proceedings on Communications architectures & protocols
VirtualClock: a new traffic control algorithm for packet-switched networks

ACM Transactions on Computer Systems (TOCS)
A Family of Fault-Tolerant Routing Protocols for Direct Multiprocessor Networks

IEEE Transactions on Parallel and Distributed Systems
Adaptive routing protocols for hypercube interconnection networks

Computer
Symmetric Crossbar Arbiters for VLSI Communication Switches

IEEE Transactions on Parallel and Distributed Systems
A Cost-Effective Hardware Link Scheduling Algorithm for the Multimedia Router (MMR)

ICN '01 Proceedings of the First International Conference on Networking-Part 2
MMR: A High-Performance Multimedia Router - Architecture and Design Trade-Offs

HPCA '99 Proceedings of the 5th International Symposium on High Performance Computer Architecture
Switch Scheduling in the Multimedia Router (MMR)

IPDPS '00 Proceedings of the 14th International Symposium on Parallel and Distributed Processing
Improving the Efficiency of Adaptive Routing in Networks with Irregular Topology

HIPC '97 Proceedings of the Fourth International Conference on High-Performance Computing
Cisco Catalyst QoS: Quality of Service in Campus Networks

Cisco Catalyst QoS: Quality of Service in Campus Networks

A hardware NIC scheduler to guarantee qos on high performance servers

ISPA'06 Proceedings of the 4th international conference on Parallel and Distributed Processing and Applications

Quantified Score

Hi-index	0.01

Visualization

Abstract

Contemporary router/switch technology for high-perfor- mance local/system area networks (LANs/SANs) should provide the capacity to fit the high bandwidth and timing requirements demanded by current applications. The MultiMedia Router (MMR) aims at offering hardware-based QoS support within a compact interconnection component. One of the key elements in the MMR architecture is the link scheduling algorithm. This algorithm must solve conflicts among data flows that share an input physical link. Required solutions are motivated by chances for parallelization and pipelining, while providing the necessary support both to multimedia flows and to best-effort traffic. In this work, a cost-aware link scheduling based on the temperature coding of priority value associated to every head flit is presented and evaluated.