Effective digital IO pin modeling methodology based on IBIS model

Authors:
Won-Ok Kwon;Kyoung Park
Affiliations:
Internet Server Department, Electronics and Telecommunication Research Institute, Daejeon, South Korea;Internet Server Department, Electronics and Telecommunication Research Institute, Daejeon, South Korea
Venue:
AsiaSim'04 Proceedings of the Third Asian simulation conference on Systems Modeling and Simulation: theory and applications
Year:
2004

Citing 3
Cited 0

High-Speed Digital System Design: A Handbook of Interconnect Theory and Design Practices

High-Speed Digital System Design: A Handbook of Interconnect Theory and Design Practices
The Development of Analog SPICE Behavioral Model Based on IBIS Model

GLS '99 Proceedings of the Ninth Great Lakes Symposium on VLSI
CMOS Circuit Design, Layout, and Simulation, Second Edition

CMOS Circuit Design, Layout, and Simulation, Second Edition

Quantified Score

Hi-index	0.00

Visualization

Abstract

IBIS (I/O buffer information specification) model is widely used in signal integrity analysis of on-board high-speed digital systems. IBIS model is converted equivalent SPICE behavioral model when used board-level simulations. It is important to represent accurately output buffer's switching characteristics converting IBIS model to SPICE behavioral model. This paper proposes a new modeling algorithm to represent output buffer's switching characteristics in IBIS model. The accuracy of the proposed algorithm has verified through SPICE simulation with other behavioral models.