Early validation of deployment and scheduling constraints for MSC specifications

Authors:
Ferhat Khendek;Christophe Lohr;Li Xin Wang;Xiao Jun Zhang;Tong Zheng
Affiliations:
ECE Department – Concordia University, Montreal (QC), Canada;ECE Department – Concordia University, Montreal (QC), Canada;ECE Department – Concordia University, Montreal (QC), Canada;ECE Department – Concordia University, Montreal (QC), Canada;ECE Department – Concordia University, Montreal (QC), Canada
Venue:
SAM'04 Proceedings of the 4th international SDL and MSC conference on System Analysis and Modeling
Year:
2004

Citing 7
Cited 1

Temporal constraint networks

Artificial Intelligence - Special issue on knowledge representation
Schedulability analysis of heterogeneous systems for performance message sequence chart

Proceedings of the 6th international workshop on Hardware/software codesign
Realizability and Verification of MSC Graphs

ICALP '01 Proceedings of the 28th International Colloquium on Automata, Languages and Programming,
Timed Automata with Asynchronous Processes: Schedulability and Decidability

TACAS '02 Proceedings of the 8th International Conference on Tools and Algorithms for the Construction and Analysis of Systems
Model Checking of Message Sequence Charts

CONCUR '99 Proceedings of the 10th International Conference on Concurrency Theory
An Analyser for Mesage Sequence Charts

TACAs '96 Proceedings of the Second International Workshop on Tools and Algorithms for Construction and Analysis of Systems
Timed Automata as Task Models for Event-Driven Systems

RTCSA '99 Proceedings of the Sixth International Conference on Real-Time Computing Systems and Applications

Model-Driven development of reactive systems with SDL

SDL'05 Proceedings of the 12th international conference on Model Driven

Quantified Score

Hi-index	0.00

Visualization

Abstract

Message Sequence Charts are widely used for the specification of functional requirements, including timing requirements. These requirements can be validated and used as input for the design stage, and subsequent phases. Deployment constraints are generally taken into account at the implementation stage only. These constraints may conflict and invalidate some of the functional/behavioral requirements already validated at a high level of abstraction in the requirement phase. In this paper, we propose to take into account some deployment constraints at the very early stage of development and check if the system functional requirements will not be impossible to meet at later stages when constraints like communication channel delays, process assignment to CPUs, and scheduling policies are taken into account.