First-level instruction cache design for reducing dynamic energy consumption

Authors:
Cheol Hong Kim;Sunghoon Shim;Jong Wook Kwak;Sung Woo Chung;Chu Shik Jhon
Affiliations:
Department of Electrical Engineering and Computer Science, Seoul National University, Seoul, Korea;Department of Electrical Engineering and Computer Science, Seoul National University, Seoul, Korea;Department of Electrical Engineering and Computer Science, Seoul National University, Seoul, Korea;Processor Architecture Lab., Samsung Electronics, Gyeonggi-do, Korea;Department of Electrical Engineering and Computer Science, Seoul National University, Seoul, Korea
Venue:
SAMOS'05 Proceedings of the 5th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation
Year:
2005

Citing 7
Cited 0

The filter cache: an energy efficient memory structure

MICRO 30 Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture
MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems

MICRO 30 Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture
Using dynamic cache management techniques to reduce energy in a high-performance processor

ISLPED '99 Proceedings of the 1999 international symposium on Low power electronics and design
Selective cache ways: on-demand cache resource allocation

Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture
Reducing set-associative cache energy via way-prediction and selective direct-mapping

Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture
Partitioned instruction cache architecture for energy efficiency

ACM Transactions on Embedded Computing Systems (TECS)
Cache Design for Eliminating the Address Translation Bottleneck and Reducing the Tag Area Cost

ICCD '02 Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02)

Quantified Score

Hi-index	0.00

Visualization

Abstract

Microarchitects should consider energy consumption, together with performance, when designing instruction cache architecture, especially in embedded processors. This paper proposes a power-aware instruction cache architecture, named Partitioned Instruction Cache (PI-Cache), to reduce dynamic energy consumption in the instruction cache. The proposed PI-Cache is composed of several small sub-caches. When the PI-Cache is accessed, only one sub-cache is accessed by utilizing the locality of applications. In the meantime, the other sub-caches are not accessed, resulting in dynamic energy reduction. The PI-Cache also reduces energy consumption by eliminating energy consumed in tag matching. Moreover, performance loss is little, considering the physical cache access time. We evaluated the energy efficiency by running cycle accurate simulator, SimpleScalar, with power parameters obtained from CACTI. Simulation results show that the PI-Cache reduces dynamic energy consumption by 42% – 59%.