Scheduling of DSP programs onto multiprocessors for maximumthroughput

  • Authors:
  • P.D. Hoang;J.M. Rabaey

  • Affiliations:
  • Dept. of Electr. Eng., California Univ., Berkeley, CA;-

  • Venue:
  • IEEE Transactions on Signal Processing
  • Year:
  • 1993

Quantified Score

Hi-index 35.68

Visualization

Abstract

A flow graph scheduling algorithm that simultaneously considers pipelining, retiming, parallelism, and hierarchical node decomposition is presented. The ability to simultaneously consider the many types of concurrency allows the scheduler to find efficient multiprocessor solutions for a wide range of DSP applications. It has been implemented as part of a software environment for scheduling DSP programs onto fixed and configurable multiprocessor systems. The results on a set of benchmarks demonstrate that the algorithm achieves near ideal speedups even across programs with different types of concurrency