Automated passive filter synthesis using a novel tree representation and genetic programming

Authors:
Shoou-Jinn Chang;Hao-Sheng Hou;Yan-Kuin Su
Affiliations:
Dept. of Electr. Eng., Nat. Cheng Kung Univ., Tainan, Taiwan;-;-
Venue:
IEEE Transactions on Evolutionary Computation
Year:
2006

Citing 0
Cited 8

Automated synthesis of passive analog filters using graph representation

Expert Systems with Applications: An International Journal
Evolutionary synthesis of low-sensitivity antenna matching networks using adjacency matrix representation

CEC'09 Proceedings of the Eleventh conference on Congress on Evolutionary Computation
Automatic synthesis of practical passive filters using clonal selection principle-based gene expression programming

ICES'07 Proceedings of the 7th international conference on Evolvable systems: from biology to hardware
Analogue filter design using differential evolution

International Journal of Bio-Inspired Computation
Automatic synthesis of lossless matching networks

ICES'10 Proceedings of the 9th international conference on Evolvable systems: from biology to hardware
GENOM-POF: multi-objective evolutionary synthesis of analog ICs with corners validation

Proceedings of the 14th annual conference on Genetic and evolutionary computation
Open-ended evolution to discover analogue circuits for beyond conventional applications

Genetic Programming and Evolvable Machines
Design automation of a lossless multiport network and its application to image filtering

Expert Systems with Applications: An International Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper proposes a novel tree representation which is suitable for the analysis of RLC (i.e., resistor, inductor, and capacitor) circuits. Genetic programming (GP) based on the tree representation is applied to passive filter synthesis problems. The GP is optimized and then incorporated into an algorithm which can automatically find parsimonious solutions without predetermining the number of the required circuit components. The experimental results show the proposed method is efficient in three aspects. First, the GP-evolved circuits are more parsimonious than those resulting from traditional design methods in many cases. Second, the proposed method is faster than previous work and can effectively generate parsimonious filters of very high order where conventional methods fail. Third, when the component values are restricted to a set of preferred values, the GP method can generate compliant solutions by means of novel circuit topology.