Design and validation of computer protocols
Design and validation of computer protocols
Formal methods: state of the art and future directions
ACM Computing Surveys (CSUR) - Special ACM 50th-anniversary issue: strategic directions in computing research
IEEE Transactions on Software Engineering - Special issue on formal methods in software practice
Formal specification: a roadmap
Proceedings of the Conference on The Future of Software Engineering
JXTA: A Network Programming Environment
IEEE Internet Computing
Model Checking: A Tutorial Overview
MOVEP '00 Proceedings of the 4th Summer School on Modeling and Verification of Parallel Processes
Spin model checker, the: primer and reference manual
Spin model checker, the: primer and reference manual
A survey on security in JXTA applications
Journal of Systems and Software
Model checking the SET purchasing process protocol with SPIN
WiCOM'09 Proceedings of the 5th International Conference on Wireless communications, networking and mobile computing
JXTA Security in Mobile Constrained Devices
WAINA '10 Proceedings of the 2010 IEEE 24th International Conference on Advanced Information Networking and Applications Workshops
Application of a JXTA-Overlay P2P Control System for a Biped Walking Robot
BWCCA '10 Proceedings of the 2010 International Conference on Broadband, Wireless Computing, Communication and Applications
Hi-index | 0.00 |
Recent advances in peer-to-peer computing have allowed its evolution as a reliable alternative to traditional centralised computing methods. The JXTA project is a popular open source describes a platform formed by six protocols purposed to enable interoperable, ubiquitous and reliable peer-to-peer networking. We present a formal model of integrated JXTA protocols using Promela. We subsequently verify the model with the SPIN model-checker for internal consistency. Because the integrated model proves to be too large formal verification due its size and complexity, we verify the protocols separately. Number of non-progress cycles and an invalid end state are detected and we provide possible solutions approaches for these errors.