Parallel controller synthesis from a Petri net specification

Authors:
Krzysztof Biliński;E. L. Dagless;Jonathan M. Saul;Marian Adamski
Affiliations:
Department of Electrical and Electronic Engineering, University of Bristol, Bristol BS8 1TR, United Kingdom;Department of Electrical and Electronic Engineering, University of Bristol, Bristol BS8 1TR, United Kingdom;Department of Computer Engineering and Electronics, Higher College of Engineering, 65-246 Zielona Gora, Poland;Department of Computer Engineering and Electronics, Higher College of Engineering, 65-246 Zielona Gora, Poland
Venue:
EURO-DAC '94 Proceedings of the conference on European design automation
Year:
1994

Coloured Petri nets

Advances in Petri nets 1986, part I on Petri nets: central models and their properties
State Assignment Algorithms for Parallel Controller Synthesis

ICCD '92 Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors

Computing communication cost by Petri nets for hardware/software codesign

RSP '97 Proceedings of the 8th International Workshop on Rapid System Prototyping (RSP '97) Shortening the Path from Specification to Prototype
Behavioral Synthesis of Complex Parallel Controllers

VLSID '96 Proceedings of the 9th International Conference on VLSI Design: VLSI in Mobile Communication
Instructions activating conditions for hardware-based auto-scheduling

Proceedings of the 9th conference on Computing Frontiers

Hi-index	0.00