Static analysis for VHDL model evaluation

Authors:
Mario Stefanoni
Affiliations:
ITALTEL-SIT, Castelletto di Settimo Milanese, 20019 Settimo Milanese (MI), Italy
Venue:
EURO-DAC '94 Proceedings of the conference on European design automation
Year:
1994

Citing 3
Cited 1

Metrics for Ada packages: an initial study

Communications of the ACM
Towards Complexity Metrics for Ada Tasking

IEEE Transactions on Software Engineering
Increasing design quality and engineering productivity through design reuse

DAC '93 Proceedings of the 30th international Design Automation Conference

Software methodologies for VHDL code static analysis based on flow graphs

EURO-DAC '96/EURO-VHDL '96 Proceedings of the conference on European design automation

Quantified Score

Hi-index	0.00

Visualization

Abstract