Accurate battery lifetime estimation using high-frequency power profile emulation
ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
Towards a network-device unified framework for power-aware wireless applications
Proceedings of the 2009 International Conference on Wireless Communications and Mobile Computing: Connecting the World Wirelessly
An analytical model for predicting the remaining battery capacity of lithium-ion batteries
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Energy saving of mobile devices based on component migration and replication in pervasive computing
UIC'06 Proceedings of the Third international conference on Ubiquitous Intelligence and Computing
Hi-index | 0.03 |
The ability to efficiently and accurately estimate battery life under different design choices at the system level is an important aid in designing battery-efficient systems. Recently developed battery models help by estimating battery life under given profiles of the battery discharge current over time. However, existing techniques for energy (or average power) estimation do not provide sufficient information (such as time profiles of system power consumption) to drive battery-life estimation. Techniques that are capable of generating such profiles often lack the efficiency required to support exploration at the system level. In this paper, we describe techniques for efficient generation of system-level power profiles, for use in a battery-life estimation framework. Our power profiling technique allows a designer to experiment with: 1) the mapping of system tasks to a set of architectural components and 2) the mapping of system communications to a specified communication architecture, and efficiently generate system power profiles for each alternative. The resulting profiles can then be analyzed using existing battery models to estimate battery lifetime and capacity. Extensive experiments conducted on an IEEE 802.11 MAC processor design demonstrate that our power profiler offers orders of magnitude improvement in runtimes over state-of-the-art cosimulation-based power estimation techniques, while suffering minimal loss of accuracy (average profiling error was 3.8%).