Analog IC design automation. II. Automated circuit correction by qualitative reasoning

Authors:
C. A. Makris;C. Toumazou
Affiliations:
Digital Syst. Group, Cyprus Telecommun. Authority, Nicosia;-
Venue:
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Year:
2006

Citing 0
Cited 8

General AC constraint transformation for analog ICs

DAC '98 Proceedings of the 35th annual Design Automation Conference
MAELSTROM: efficient simulation-based synthesis for custom analog cells

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Constraints space management for the layout of analog IC's

Proceedings of the conference on Design, automation and test in Europe
Synthesis of analog and mixed-signal integrated electronic circuits

Formal engineering design synthesis
An Expert System Approach to Analog Circuit Synthesis

VLSID '97 Proceedings of the Tenth International Conference on VLSI Design: VLSI in Multimedia Applications
ASLIC: a low power CMOS analog circuit design automation

Integration, the VLSI Journal
Analog circuit optimization system based on hybrid evolutionary algorithms

Integration, the VLSI Journal
ASLIC: A low power CMOS analog circuit design automation

Integration, the VLSI Journal

Quantified Score

Hi-index	0.03

Visualization

Abstract

For pt. I see ibid., vol. 14, no. 2, p. 218-38 (1995). This part of the paper is focused on a novel application of Qualitative Reasoning, which allows modifications of a circuit's topology to take place in cases where not all performance specifications are met. Within ISAID, this task of post-simulation circuit correction is carried out by the Circuit Corrector