Modulo scheduling for the TMS320C6x VLIW DSP architecture
Proceedings of the ACM SIGPLAN 1999 workshop on Languages, compilers, and tools for embedded systems
A Reconfigurable Low-Power High-Performance Matrix Multiplier Design
ISQED '00 Proceedings of the 1st International Symposium on Quality of Electronic Design
A case study of compiler driven I/O minimization
Journal of Computing Sciences in Colleges
Integrating job parallelism in real-time scheduling theory
Information Processing Letters
Modulo scheduling without overlapped lifetimes
Proceedings of the 2009 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems
| Hi-index | 0.00 |