A Low-power and Low-complexity Baseband Processor for MIMO-OFDM WLAN Systems

Authors:
Junha Im;Misuk Cho;Yongmin Jung;Yunho Jung;Jaeseok Kim
Affiliations:
Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea;Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea;Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea;School of Electronics, Telecommunication and Computer Engineering, Korea Aerospace University, Goyang-si, South Korea;Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea
Venue:
Journal of Signal Processing Systems
Year:
2012

Citing 7
Cited 0

On Limits of Wireless Communications in a Fading Environment when UsingMultiple Antennas

Wireless Personal Communications: An International Journal
Interworking techniques and architectures for WLAN/3G integration toward 4G mobile data networks

IEEE Wireless Communications
A universal lattice code decoder for fading channels

IEEE Transactions on Information Theory
A simple transmit diversity technique for wireless communications

IEEE Journal on Selected Areas in Communications
Prototype experience for MIMO BLAST over third-generation wireless system

IEEE Journal on Selected Areas in Communications
Adaptive control of surviving symbol replica candidates in QRM-MLD for OFDM MIMO multiplexing

IEEE Journal on Selected Areas in Communications
Soft-output sphere decoding: algorithms and VLSI implementation

IEEE Journal on Selected Areas in Communications

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents an energy-efficient design and the implementation results of a high speed two transmitter--two receiver multi-input multi-output orthogonal frequency division multiplexing (MIMO-OFDM) wireless LAN baseband processor. The proposed processor includes a bit-parallel processing physical layer convergence procedure (PLCP) processor which lowers system clock frequency. A cost-efficient MIMO spatial multiplexing (SM) symbol detector is also proposed in a physical medium dependent (PMD) processor. The proposed symbol detection algorithm is based on a sorted QR decomposition (SQRD) scheme followed by a maximum-likelihood (ML) test. The proposed algorithm shows enhanced performance compared to the conventional algorithms such as SQRD and ordered successive interference cancellation (OSIC) algorithms. The proposed baseband processor supports a maximum data rate of 130 Mbps at a 40 MHz operation frequency. The power consumptions of the PLCP processor are 27 mW and 93 mW for TX and RX modes, respectively, which are reduced by 70% compared with that of a common bit-serial architecture. The complexity of the symbol detector in the PMD processor is reduced by 18% compared with that of the conventional hardware architecture.