Analogue CMOS prototype vision chip with prewitt edge processing

  • Authors:
  • Jair Garcia-Lamont

  • Affiliations:
  • Institute of Basic Science and Engineering, Hidalgo State University, Pachuca, Mexico

  • Venue:
  • Analog Integrated Circuits and Signal Processing
  • Year:
  • 2012

Quantified Score

Hi-index 0.00

Visualization

Abstract

In this study, the design and realization of an analogue CMOS prototype vision chip with Prewitt edge processing is presented. The chip is designed with voltage and current mode and the main parts are one 16 脳 16 pixel array, one pair of absolute value circuits and two transimpedance amplifiers. The technology process is TSMC 0.35 μm. The edge processing is performed parallely on pixel level. The performance of the sensor comprises a processing time of 450 ns; optical dynamic range of 53 dB; power consumption at 30 frames per second of 1.5 mW; peak signal to noise ratio of 44 dB.