A new frame-recompression algorithm and its hardware design for MPEG-2 video decoders

Authors:
Tae Young Lee
Affiliations:
Hynix Semicond. Inc., Seoul, South Korea
Venue:
IEEE Transactions on Circuits and Systems for Video Technology
Year:
2003

Citing 0
Cited 3

Lossless image compression using adjustable fractional line-buffer

Image Communication
An embedded compression algorithm integrated with Motion JPEG2000 system for reduction of off-chip video memory bandwidth

International Journal of Intelligent Systems Technologies and Applications
Design and implementation of motion compensator in memory reduced HDTV decoder with embedded compression engine

Multimedia Tools and Applications

Quantified Score

Hi-index	0.00

Visualization

Abstract

An algorithm and its implementation to recompress video frame data, which is to be stored into external memory, are proposed, thereby enabling reduction of memory requirements and bandwidth. To support random access capability, frames are organized as 1×8-pixel arrays, which are then compressed into 32-bit segments. The compression ratio is fixed at 50%. For both compression efficiency and low complexity, modified Hadamard transform and Golomb-Rice (GR) coding are utilized. Objective and subjective video quality assessments are performed. Efficient hardware designs including GR encoding/decoding and packing/unpacking are also proposed to reduce the total compression/decompression latency cycles. The proposed hardware designs are suitable for the integration with MPEG-2 decoders thanks to fast operation and simple interface logic.