Virtual Probe: A Statistical Framework for Low-Cost Silicon Characterization of Nanoscale Integrated Circuits

  • Authors:
  • Wangyang Zhang;Xin Li;Frank Liu;Emrah Acar;Rob A. Rutenbar;Ronald D. Blanton

  • Affiliations:
  • Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA;Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA;IBM Research Laboratory, Austin, TX, USA;IBM T. J. Watson Research Center, Yorktown Heights, NY, USA;Department of Computer Science, University of Illinois at Urbana-Champaign, Urbana, IL, USA;Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA

  • Venue:
  • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
  • Year:
  • 2011

Quantified Score

Hi-index 0.03

Visualization

Abstract

In this paper, we propose a new technique, referred to as virtual probe (VP), to efficiently measure, characterize, and monitor spatially-correlated inter-die and/or intra-die variations in nanoscale manufacturing process. VP exploits recent breakthroughs in compressed sensing to accurately predict spatial variations from an exceptionally small set of measurement data, thereby reducing the cost of silicon characterization. By exploring the underlying sparse pattern in spatial frequency domain, VP achieves substantially lower sampling frequency than the well-known Nyquist rate. In addition, VP is formulated as a linear programming problem and, therefore, can be solved both robustly and efficiently. Our industrial measurement data demonstrate the superior accuracy of VP over several traditional methods, including 2-D interpolation, Kriging prediction, and k-LSE estimation.