A synthesis method for quaternary quantum logic circuits

Authors:
Sudhindu Bikash Mandal;Amlan Chakrabarti;Susmita Sur-Kolay
Affiliations:
A.K. Choudhury School of Information Technology, University of Calcutta, India;A.K. Choudhury School of Information Technology, University of Calcutta, India;Advanced Computing and Microelectronics Unit, Indian Statistical Institute, India
Venue:
VDAT'12 Proceedings of the 16th international conference on Progress in VLSI Design and Test
Year:
2012

Citing 4
Cited 0

Minimization of Quaternary Galois Field Sum of Products Expression for Multi-Output Quaternary Logic Function Using Quaternary Galois Field Decision Diagram

ISMVL '08 Proceedings of the 38th International Symposium on Multiple Valued Logic
A recursive method for synthesizing quantum/reversible quaternary parallel adder/subtractor with look-ahead carry

Journal of Systems Architecture: the EUROMICRO Journal
Selection and implementation of a ternary switching algebra

AFIPS '68 (Spring) Proceedings of the April 30--May 2, 1968, spring joint computer conference
Synthesis Techniques for Ternary Quantum Logic

ISMVL '11 Proceedings of the 2011 41st IEEE International Symposium on Multiple-Valued Logic

Quantified Score

Hi-index	0.00

Visualization

Abstract

Synthesis of quaternary quantum circuits involves basic quaternary gates and logic operations in the quaternary quantum domain. In this paper, we propose new projection operations and quaternary logic gates for synthesizing quaternary logic functions. We also demonstrate the realization of the proposed gates using basic quantum quaternary operations. We then employ our synthesis method to design of quaternary adder and some benchmark circuits. Our results in terms of circuit cost, are better than the existing works.