A Low-Latency Library in FPGA Hardware for High-Frequency Trading (HFT)

  • Authors:
  • John W. Lockwood;Adwait Gupte;Nishit Mehta;Michaela Blott;Tom English;Kees Vissers

  • Affiliations:
  • -;-;-;-;-;-

  • Venue:
  • HOTI '12 Proceedings of the 2012 IEEE 20th Annual Symposium on High-Performance Interconnects
  • Year:
  • 2012

Quantified Score

Hi-index 0.00

Visualization

Abstract

Current High-Frequency Trading (HFT) platforms are typically implemented in software on computers with high-performance network adapters. The high and unpredictable latency of these systems has led the trading world to explore alternative "hybrid" architectures with hardware acceleration. In this paper, we survey existing solutions and describe how FPGAs are being used in electronic trading to approach the goal of zero latency. We present an FPGA IP library which implements networking, I/O, memory interfaces and financial protocol parsers. The library provides pre-built infrastructure which accelerates the development and verification of new financial applications. We have developed an example financial application using the IP library on a custom 1U FPGA appliance. The application sustains 10Gb/s Ethernet line rate with a fixed end-to-end latency of 1碌s -- up to two orders of magnitude lower than comparable software implementations.