A systematic approach to embedded biomedical decision making

  • Authors:
  • Zhe Song;Zhongkai Ji;Jian-Guo Ma;Bernhard Sputh;U. Rajendra Acharya;Oliver Faust

  • Affiliations:
  • School of Electronic Engineering, Tianjin University, China;School of Electronic Engineering, Tianjin University, China;School of Electronic Engineering, Tianjin University, China;Altreonic NV, Gemeentestraat 61A Bus 1, B3210 Linden, Belgium;School of Engineering, Ngee Ann Polytechnic Singapore, Singapore 599489, Singapore;School of Engineering, University of Aberdeen, Aberdeen, Scotland, UK

  • Venue:
  • Computer Methods and Programs in Biomedicine
  • Year:
  • 2012

Quantified Score

Hi-index 0.00

Visualization

Abstract

An embedded decision making is a key feature for many biomedical systems. In most cases human life directly depends on correct decisions made by these systems, therefore they have to work reliably. This paper describes how we applied systems engineering principles to design a high performance embedded classification system in a systematic and well structured way. We introduce the structured design approach by discussing requirements capturing, specifications refinement, implementation and testing. Thereby, we follow systems engineering principles and execute each of these processes as formal as possible. The requirements, which motivate the system design, describe an automated decision making system for diagnostic support. These requirements are refined into the implementation of a support vector machine (SVM) algorithm which enables us to integrate automated decision making in embedded systems. With a formal model we establish functionality, stability and reliability of the system. Furthermore, we investigated different parallel processing configurations of this computationally complex algorithm. We found that, by adding SVM processes, an almost linear speedup is possible. Once we established these system properties, we translated the formal model into an implementation. The resulting implementation was tested using XMOS processors with both normal and failure cases, to build up trust in the implementation. Finally, we demonstrated that our parallel implementation achieves the speedup, predicted by the formal model.