Delegation-Based MPI communications for a hybrid parallel computer with many-core architecture

Authors:
Kazumi Yoshinaga;Yuichi Tsujita;Atsushi Hori;Mikiko Sato;Mitaro Namiki;Yutaka Ishikawa
Affiliations:
Kinki University, JapaST CREST, Japan;Kinki University, JapaST CREST, Japan;Advanced Institute for Computational Science, RIKEN, JapaST CREST, Japan;Tokyo University of Agriculture and Technology, JapaST CREST, Japan;Tokyo University of Agriculture and Technology, JapaST CREST, Japan;The University of Tokyo, Japan
Venue:
EuroMPI'12 Proceedings of the 19th European conference on Recent Advances in the Message Passing Interface
Year:
2012

Citing 5
Cited 0

hwloc: A Generic Framework for Managing Hardware Affinities in HPC Applications

PDP '10 Proceedings of the 2010 18th Euromicro Conference on Parallel, Distributed and Network-based Processing
Scalability of communicators and groups in MPI

Proceedings of the 19th ACM International Symposium on High Performance Distributed Computing
Scalable memory use in MPI: a case study with MPICH2

EuroMPI'11 Proceedings of the 18th European MPI Users' Group conference on Recent advances in the message passing interface
Locality-Aware Parallel Process Mapping for Multi-core HPC Systems

CLUSTER '11 Proceedings of the 2011 IEEE International Conference on Cluster Computing
A design of hybrid operating system for a parallel computer with multi-core and many-core processors

Proceedings of the 2nd International Workshop on Runtime and Operating Systems for Supercomputers

Quantified Score

Hi-index	0.00

Visualization

Abstract

Many-core architecture draws much attention in HPC community towards the Exascale era. Many ongoing research activities using GPU or the Many Integrated Core (MIC) architecture from Intel exist worldwide. Many-core CPUs have a great deal of impact to improve computing performance, however, they are not favorable for heavy communications and I/Os which are essential for MPI operations in general. We have been focusing on the MIC architecture as many-core CPUs to realize a hybrid parallel computer in conjunction with multi-core CPUs. We propose a delegation mechanism for scalable MPI communications issued on many-core CPUs so as to play delegated operations on multi-core ones. This architecture also minimizes memory utilization of not only many-core CPUs but also multi-core ones by deploying multi-layered MPI communicator information. Here we evaluated the delegation mechanism on an emulated hybrid computing environment. We show our innovative design and its performance evaluation on the emulated environment in this paper.